According to the present disclosure, a fuel supply system having a recirculation loop is provided. The fuel supply system comprises a fuel tank; a return line coupled fluidly to the fuel tank; a fuel manifold; and a recirculation loop, wherein the return line is coupled fluidly to the recirculation loop at a first node to return fuel from the recirculation loop to the fuel tank, and the recirculation loop comprises a heat exchanger positioned downstream of the fuel manifold and upstream of the first node. The recirculation loop may comprise an orifice positioned upstream of the heat exchanger and downstream of the fuel manifold. Additionally, the fuel supply system may further comprise a supply line coupled fluidly to the fuel tank and further coupled fluidly to the recirculation loop at a second node positioned upstream of the fuel manifold and downstream of the first node.

In an engine having a plurality of cylinders in which a plurality of fuel injection valves are provided respectively, fuel is injected at a predetermined injection ratio, and an abnormality of air-fuel ratio variation is detected. If a fuel injection amount of at least one of the plurality of the fuel injection valves is smaller than a predetermined reference value, the fuel injection amount is increased so as to become equal to or larger than the reference value.

A variable valve operating apparatus for an internal combustion engine includes a drive camshaft, and a driven cam lobe that is rotatably supported by the drive camshaft. The variable valve operating apparatus further includes a control sleeve that has a raceway surface, a center of which is eccentric with respect to a center of rotation of its own. The variable valve operating apparatus further includes a link mechanism that is connected to each of the drive camshaft and the driven cam lobe and has a control roller which is in contact with the raceway surface. The variable valve operating apparatus further includes an actuator that drives the control sleeve. The variable valve operating apparatus further includes a control amount of the actuator is controlled to change a moving amount of the raceway surface in the above described plane direction in accordance with an operation condition of an internal combustion engine.

Provided is a timing adjustment system having improved control for achieving a target rotational phase. The valve timing adjustment system includes a displacement mechanism unit that displaces a rotational phase of a camshaft relative to a crankshaft of an internal combustion engine; a locking mechanism unit that locks the rotational phase at an intermediate locked phase positioned within a displacement range of the rotational phase; a hydraulic pathway that hydraulically drives the displacement mechanism unit and the locking mechanism unit; and a control unit including a control system that controls operations of the hydraulic control valve. The control unit changes a temporal responsiveness of the control system based on a displacement force that displaces the rotational phase.

An intake apparatus of an engine includes: a first intake passage supplying fresh air to a cylinder; a second intake passage arranged near the first intake passage, and supplying fresh air to the cylinder; a first intake valve opening and closing the first intake passage at an aperture of the first intake passage; a second intake valve opening and closing the second intake passage at an aperture of the second intake passage. An opening timing of the first intake valve of the intake apparatus advances relative to a top dead center, and a valve lift amount of the first intake valve differs from that of the second intake valve, and there is a period while the valve lift amount of the first intake valve is larger than that of the second intake valve, in an intake stroke.

Method and system for operating a compression engine on ether containing fuel obtained by conversion of a primary fuel based on alcohol comprising the steps and means for: (a) continuously withdrawing the primary fuel based on alcohol from a fuel tank and pressurising the primary fuel based on alcohol in its liquid form to a final engine injection pressure; (b) continuously introducing the pressurized primary fuel based on alcohol into a fuel accumulation chamber; (c) continuously distributing the pressurized primary fuel based on alcohol into pipes connecting the accumulation chamber with fuel injectors of the engine; (d) prior to the fuel injectors continuously converting the pressurised primary fuel based on alcohol to an ether containing fuel by contact with an alcohol dehydration catalyst being arranged in each of the pipes upstream the fuel injectors; (e) continuously injecting the ether containing fuel at injection pressure into the engine; and (f) continuously withdrawing a part of the introduced primary fuel based on alcohol from the accumulation chamber; and (g) depressurising and recycling the withdrawn primary fuel based on alcohol to the fuel tank.

A valve timing adjusting device for and engine includes a sprocket configured to rotate by receiving drive power from a driving shaft, a vane rotor fixed to a driven shaft so as to be rotatable relative to the sprocket, a housing that includes an oil chamber housing the vane rotor and is fixed to one end in a thickness direction of the sprocket, a bolt fixing the sprocket to the housing, and a knock pin inserted into a sprocket hole formed in the sprocket at one end thereof and into a housing hole formed in the housing at the other end thereof to restrict relative relation between the sprocket and the housing. The knock pin abuts against an inner wall of the sprocket hole at one end thereof, and abuts against an inner wall of the housing hole at the other end thereof.

Apparatus and methods are disclosed, such as a method that includes precharging channel material of a string of memory cells in an unselected sub-block of a block of memory cells to a precharge voltage during a first portion of a programming operation. A programming voltage can then he applied to a selected memory cell in a selected sub-block of the block of memory cells during a second portion of the programming operation. The selected memory cell is coupled to a same access line as an unselected memory cell in the unselected sub-block. Additional methods and apparatus are disclosed.

A nonvolatile memory device is provided as follows. A memory cell array includes a plurality of memory cells. An address decoder provides a first verify voltage to selected memory cells among the plurality of memory cells in a first program loop and provides a second verify voltage to the selected memory cells in a second program loop. A control logic determines the second program loop as a verify voltage offset point in which the first verify voltage is changed to the second verify voltage based on a result of a verify operation of the first program loop.

A programmable memory including a self-latching read data path. A sense amplifier senses the voltage level at a bit line, the bit line communicating the data state of a selected memory cell in its associated column. A data latch coupled to the output of the sense amplifier passes the sensed data state. Set-reset logic is provided that receives the output of the data latch in the read data path and, in response to a transition of the data state in a read cycle, latches the data latch and isolates it from the sense amplifier. The set-reset logic resets the data latch at the start of the next read cycle. In some embodiments, a timer is provided so that the latch is reset after a time-out period in a long read cycle in which no data transition occurs.

A radiation hardened memory cell includes an odd number of storage elements configured to redundantly store an input data logic signal. The storage elements include output lines for outputting respective logic signals having respective logic values. A logic combination network receives the respective logic signals and is configured to generate an output signal having a same logic value as a majority of the logic signals output from the storage elements. An exclusive logic sum circuit receives the respective logic signals output from the storage elements and is configured to produce a refresh of the logic data signal as stored in the storage elements when one of the logic signals output from the storage elements undergoes a logic value transition due to an error event.

A read sensing method for an OTP non-volatile memory is provided. The memory array is connected with plural bit lines. Firstly, a selected memory cell of the memory array is determined, wherein one of the plural bit lines connected with the selected memory cell is a selected bit line and the other bit lines are unselected bit lines. Then, the unselected bit lines are precharged to a precharge voltage. Then, the selected bit line is connected with the data line, and the data line is discharged to a reset voltage. After a cell current from the selected memory cell is received, a voltage level of the data line is gradually changed from the reset voltage. According to at least one result of comparing a voltage level of the data line with a comparing voltage, an output signal is generated.

To provide a magnetic element capable of performing skyrmion transfer, a skyrmion memory to which this magnetic element is applied, and a shift register, for example, a magnetic element capable of performing skyrmion transfer is provided, the magnetic element providing a transverse transfer arrangement in which the skyrmion is transferred substantially perpendicular to a current between an upstream electrode and a downstream electrode, and including a plurality of stable positions in which the skyrmion exists more stably than in other regions of a magnet, and a skyrmion sensor that detects a position of the skyrmion.

To provide a magnetic element which can generate a skyrmion, and a skyrmion memory which applies the magnetic element or the like. To provide a magnetic element with a chiral magnet for generating a skyrmion, the chiral magnet is made of a magnetic material having a β-Mn type crystal structure. Also, to provide a magnetic element with a chiral magnet for generating a skyrmion, the chiral magnet is made of a magnetic material having an Au4Al type crystal structure.

A magnetic element capable of generating and erasing a skyrmion, including a magnet shaped as a thin layer and including a structure surrounded by a nonmagnetic material; a current path provided surrounding an end region including an end portion of the magnet, on one surface of the magnet; and a skyrmion sensor that detects the generation and erasing of the skyrmion. With Wm being width of the magnet and hm being height of the magnet, a size of the magnet, with the skyrmion of a diameter λ being generated, is such that 2λ>Wm>λ/2 and 2λ>hm>λ/2. With W being width of the end region in a direction parallel to the end portion of the magnet and h being height of the end region in a direction perpendicular to the end portion of the magnet, the end region is such that λ≧W>λ/4 and 2λ>h>λ/2.

A nonvolatile memory circuit may include: a cell array including a first region comprising a plurality of first cell groups and a second region comprising a plurality of second cell groups, each of the first and second cell groups having one or more nonvolatile memory cells; and a control unit suitable for controlling the cell array to sequentially output repair addresses of the plurality of cells groups included in a region which is not over used among the first and second regions when one of the first and second regions is over used.

The invention relates to an integrated circuit (1), comprising: a field-effect transistor (2), comprising:first and second conduction electrodes (201, 202);a channel zone (203) arranged between the first and second conduction electrodes;a gate stack (220) arranged vertically in line with the channel zone, and comprising a gate electrode (222);an RRAM-type memory point (31) formed under the channel zone, or formed in the gate stack under the gate electrode.

Provided is a magnetic element capable of generating one skyrmion and erasing the one skyrmion. The magnetic element includes a magnet shaped like a substantially rectangular flat plate, an upstream electrode connected to the magnet in a width Wm direction of the magnet and made of a non-magnetic metal, a downstream electrode connected to the magnet in the width Wm direction to oppose the upstream electrode and made of a non-magnetic metal, and a skyrmion sensor configured to detect the skyrmion. Here, a width Wm of the substantially rectangular magnet is such that 3·λ>Wm≧λ, where λ denotes a diameter of the skyrmion, a length Hm of the substantially rectangular magnet is such that 2·λ>Hm≧λ, and the magnet has a notch structure at the edge between the upstream electrode and the downstream electrode.

A memory circuit may be provided. The memory circuit may include a memory array. The memory circuit may include an input and output path circuit coupled to a probe pad and a bump pad, and may be configured to input and output a signal between an exterior of the memory circuit and the memory array. The memory circuit may include a scanning circuit configured to generate a sensing signal by sensing a signal outputted through the bump pad while performing scanning of at least one of a reference voltage and a test strobe signal.

A signal shifting circuit may include a bank selection signal generation unit suitable for generating a bank selection signal synchronized with a first clock in response to a bank address and an internal write signal; and a shifting device suitable for generating a shifted bank selection signal by shifting the bank selection signal by a number of times according to latency information and for advancing a phase of the shifted bank selection signal whenever shifting the bank selection signal once or more so that the shifted bank selection signal is synchronized with a second clock having a phase leading a phase of the first clock.

Systems, devices and methods are disclosed. In an embodiment of one such method, a method of decoding received command signals, the method comprises decoding the received command signals in combination with a signal provided to a memory address node at a first clock edge of a clock signal to generate a plurality of memory control signals. The received command signals, in combination with the signal provided to the memory address node at the first clock edge of the clock signal, represent a memory command. Furthermore, the signal provided to the memory address node at a second clock edge of the clock signal is not decoded in combination with the received command signals. The memory command may be a reduced power command and/or a no operation command.

An address generation circuit may include: a first latch unit suitable for latching an address obtained by inverting a part of an input address; a second latch unit suitable for latching the partly inverted input address of the first latch unit, and suitable for latching an added/subtracted address after a first refresh operation during a target refresh period; a third latch unit suitable for latching the partly inverted input address of the first latch unit during a period other than the target refresh period; and an addition/subtraction unit suitable for generating the added/subtracted address by adding/subtracting a predetermined value to/from the latched address of the second latch unit.

Systems, among other embodiments, include topologies (data and/or control/address information) between an integrated circuit buffer device (that may be coupled to a master, such as a memory controller) and a plurality of integrated circuit memory devices. For example, data may be provided between the plurality of integrated circuit memory devices and the integrated circuit buffer device using separate segmented (or point-to-point link) signal paths in response to control/address information provided from the integrated circuit buffer device to the plurality of integrated circuit buffer devices using a single fly-by (or bus) signal path. An integrated circuit buffer device enables configurable effective memory organization of the plurality of integrated circuit memory devices. The memory organization represented by the integrated circuit buffer device to a memory controller may be different than the actual memory organization behind or coupled to the integrated circuit buffer device. The buffer device segments and merges the data transferred between the memory controller that expects a particular memory organization and actual memory organization.

An apparatus includes a first terminal configured to communicate data with an outside of the apparatus, a second terminal configured to receive a first power source potential, a third terminal configured to receive a second power source potential lower than the first power source potential, a fourth terminal configured to be coupled to a calibration resistor, an output buffer including first to third nodes coupled to the first to third terminals respectively, and a replica circuit including fourth and fifth nodes coupled to the second and third terminals respectively, and sixth node coupled to the fourth terminal.

A semiconductor memory device may include: a memory bank comprising a plurality of word lines; a smart command generation unit suitable for generating a smart refresh command, which is enabled at a random cycle, in response to an active command; and a refresh operation control unit suitable for performing a refresh operation to at least one of adjacent word lines of a target word line among the plurality of word lines in response to the smart refresh command.

A refresh controller of a memory device may include a timing controller, a refresh counter and an address generator. The timing controller generates a counter refresh signal in response to receiving a refresh command provided from an external device, and generates a hammer refresh signal that is activated periodically. The refresh counter generates a counter refresh address signal in response to the counter refresh signal, such that the counter refresh address signal represents a row address, the refresh counter being configured sequentially change the counter refresh address signal. The address generator generates a hammer refresh address signal in response to the hammer refresh signal, the hammer refresh address signal representing an address of a row of the memory device that is physically adjacent to a row of the memory device corresponding to a hammer address that is accessed intensively.

A bit line architecture for dual-port static random-access memory (DP SRAM) is provided. An array of memory cells is arranged in rows and columns, and comprises a first subarray and a second subarray. A first pair of complementary bit lines (CBLs) extends along a column, from a first side of the array, and terminates between the first and second subarrays. A second pair of CBLs extends from the first side of the array, along the column, to a second side of the array. The CBLs of the second pair of CBLs have stepped profiles between the first and second subarrays. A third pair of CBLs and a fourth pair of CBLs extend along the column. The first and third pairs of CBLs electrically couple to memory cells in the first subarray, and the second and fourth pairs of CBLs electrically couple to memory cells in the second subarray.

An electronic device includes a semiconductor memory that includes: a memory cell coupled between a first line and a second line; a first selection block configured to select the first line; a second selection block configured to select the second line; an alternate current supply block configured to supply, during a read operation, an alternate current corresponding to a resistance state of the memory cell; and a sensing block configured to sense, during the read operation, at least one of a cell current flowing through the memory cell and the alternate current.

Threshold switching devices demonstrating transient current protection through both insulation and repair current mechanisms, including associated systems and methods, are provided and discussed.

A method is provided for a reading memory even if there is a threshold voltage in an overlapped threshold voltage (VTH) region between a first state distribution and a second state distribution. The method includes ramping a bias on a memory cell a first time to determine a first threshold voltage (VTH1) of the memory cell and determining whether the VTH1 is within the overlapped VTH region. Upon determination that the memory cell is within the overlapped VTH region, the method further includes applying a write pulse to the memory cell; ramping a bias on the memory cell a second time to determine a second threshold voltage (VTH2); and determining the state of the memory cell prior to receiving the write pulse based on a comparison between the VTH1 and the VTH2.

A method of operating a nonvolatile memory device includes: first programming a target transistor of a cell string of the nonvolatile memory device, wherein the target transistor has a first threshold voltage distribution after the first programming, and wherein the cell string includes a plurality of transistors; and second programming the target transistor of the cell string, wherein the first transistor has a second threshold voltage distribution after the second programming, wherein a width of the second threshold voltage distribution is less than a width of the first threshold voltage distribution.

According to one embodiment, a first well of the first conductivity type which is formed in a substrate. a second well of a second conductivity type which is formed in the first well. The plurality of memory cells, the plurality of first bit line select transistors, and the plurality of second bit line select transistors are formed in the second well, and the plurality of first bit line select transistors and the plurality of second bit line select transistors are arranged on a side of the sense amplifier with respect to the plurality of memory cells of the plurality of bit lines.

A strobe signal shaping method for a data storage system includes receiving a strobe signal; boosting a first clock edge portion of the strobe signal when the strobe signal is received after having been idle or paused over a predetermined time period; and returning to an operating mode in which boosting is turned off with respect to a second clock edge portion of the strobe signal.

A memory system may include a memory device including 0th to N-1th memory blocks, wherein N is a positive integer; and a controller having a first list and a second list, wherein the first list includes 0th to N-1th erase count values respectively for the 0th to N-1th memory blocks, wherein the second list includes 0th to N-1th difference values respectively for the 0th to N-1th memory blocks, wherein each of the 0th to N-1th difference values is a difference between an average value of the 0th to N-1th erase count values and each of the 0th to N-1th erase count values, wherein the controller selects a source block and a target block among the 0th to N-1th memory blocks depending on the 0th to N-th erase count values included in the first list and the 0th to N-1th difference values included in the second list to perform a wear leveling between the source block and the target block.

A array of electrically programmable fuse (eFuse) units includes at least one connecting switch connecting two adjacent eFuse units. Each eFuse unit includes an eFuse, a write switch for passing through a first portion of a write current, a read/write switch for passing through a second portion of the write current or a read current, and a common node. The eFuse, the write switch, the read/write switch, and the at least one connecting switch are connected to each other at the common node. By turning on and off the at least one connecting switch, the current is split among the eFuse units, so that the size of the write switch can be reduced, thus reducing the total area of the array.

Semiconductor memory devices are provided. The semiconductor memory device includes an input/output (I/O) drive controller, a data I/O unit and a data transmitter. The input/output (I/O) drive controller generates drive control signals and an input control signal for driving first and second global I/O lines in a first test mode or a second test mode. The data I/O unit drives the first global I/O line in response to an input data when a write operation is executed in the first test mode and to drive the first and second global I/O lines in response to the drive control signals when the write operation is executed in the second test mode. The data transmitter transfers the data on the first global I/O line onto first and second local I/O lines to store the data on the first global I/O line in a memory cell array portion when the write operation is executed in the first test mode. The data transmitter also transfers the data on the first and second global I/O lines onto the first and second local I/O lines to store the data on the first and second global I/O lines in the memory cell array portion when the write operation is executed in the second test mode. Related methods are also provided.

A method for fabricating a semiconductor device and a method for operating the semiconductor device are provided. The method for fabricating a semiconductor device includes forming a first electrode layer; forming a material layer, including conductive path components, over the first electrode layer; forming a second electrode layer over the material layer; performing a forming operation, which includes initially creating, in the material layer, a conductive path that electrically connects the first electrode layer to the second electrode layer by applying one of a predetermined voltage and a predetermined current between the first and second electrode layers, the conductive path including the conductive path components; and performing a first heat-treatment process at a predetermined temperature that removes some of the conductive path components from the conductive path, wherein a resistance state of the material layer changes based on the creation or dissolution of the conductive paths.

An apparatus for assigning a plurality of access nodes of a wireless communication network to control areas includes a processing apparatus. The processing apparatus is configured to assign each access node in the plurality of access nodes to a control area of a plurality of control areas and to determine a first control phase. The first control phase is a period of time during which the assignment of access nodes to control areas remains constant. The processing apparatus is configured to, when changing from the first control phase to a following second control phase, reassign at least a subset of access nodes which were assigned during the first control phase to a first control area to a second control area and reassign at least a subset of access nodes which were assigned during the first control phase to a third control area to the first control area.

A mechanism that allows the successful decoding of MCS information of cell edge UEs while retaining the performance for the other UEs of the cell is provided. In one aspect, a UE may determine an uplink control coding rate based on an uplink signal quality. The UE may encode uplink control data based on the uplink control coding rate. The UE may apply a pattern of unused resource element locations in uplink control resource elements based on the uplink control coding rate. The UE may transmit the uplink control resource elements with the pattern of unused resource element locations. In another aspect, an eNB may receive uplink control resource elements. The eNB may determine an uplink control coding rate based on a pattern of resource element locations in the uplink control resource elements. The eNB may decode uplink control data based on the uplink control coding rate.

A first communication device and method therein for transmitting data information at fixed time instants on a radio channel to a second communication device in a radio communications network. First, the first communication device determines that the radio channel is available for transmitting data information to the second communication device during a time period determined by the first communication device. Then, the first communication device transmits a preamble on the available radio channel after the time period. The first communication device thereafter transmits the data information on the available radio channel to the second communication device at a next fixed time instant following the transmission of the preamble.

A data transmission apparatus in a communication system includes a reception unit configured to receive terminal information from a plurality of terminals through a new frequency band for transmission and reception of data between the plurality of terminals and an AP (access point); a determination unit configured to determine access timing of the terminals to the AP by using the terminal information, and generate terminal access information including information on the access timing; and a transmission unit configured to transmit the terminal access information and beacon frames to the terminals, wherein the terminals access the AP and transmit data frames to the AP, at the access timing based on the beacon frames.

Disclosed are a method for transmitting and receiving a frame in a wireless local area network (WLAN) system and an apparatus for the same. A method for generating interference/non-interference station lists includes receiving a first frame from a second station, acquiring a receiver address of the first frame from the first frame, and setting, based on whether to receive a second frame that is a response to the first frame from a third station indicated by the receiver address within a preset time from a time when the first frame has been received, the third station as an interference station or a non-interference station. Therefore, the performance of a communication system may be improved.

Disclosed are a method and an apparatus for generating a codeword, and a method and an apparatus for recovering a codeword. An encoder calculates the number of punctured symbol nodes among symbol nodes included in a codeword, punctures symbol nodes located at even or odd number positions among the symbol nodes included in the codeword, calculates the number of symbol nodes which need to be additionally punctured on the basis of the calculated number of the symbol nodes to be punctured, classifies the symbol nodes, which need to be additionally punctured, into one or more punctured node groups on the basis of the calculated number of symbol nodes which need to be punctured, determines the locations on the codeword where the one or more punctured node groups are to be arranged, and punctures the symbol nodes included in the codeword which belong to the punctured node groups according to the determined locations. A transmission unit transmits the codeword.

The present disclosure provides an auxiliary communication method and system, a device having base station function and a terminal. The auxiliary communication method includes: determining whether it is needed to provide auxiliary communication for any terminal according to channel quality of communication channels with the any terminal and data transmission requirement of the any terminal; selecting a specified terminal which is connected to the device having the base station function as an auxiliary terminal for assisting communication of the any terminal, when it is determined that it is needed to provide auxiliary communication for the any terminal; communicating with the any terminal through the auxiliary terminal. The present disclosure enables accurately to determine the terminal assisted in communication. Wasting communication sources and blind assistance are avoided. And higher channel quality of the terminal between the terminal and the base station and higher data transmission rate can be ensured.

A system that incorporates the subject disclosure may perform, for example, a method for detecting signal interference in a first segment of a plurality of segments of a radio frequency spectrum of a wireless communication system, determining according to the signal interference a measure of quality of service of the first segment for transmitting voice traffic, comparing the measure of quality of service to a desired measure of quality of service measure for voice traffic, determining from the comparison that the first segment is not suitable for voice traffic, and notifying a system that the first segment is not suitable for voice traffic. Other embodiments are disclosed.

The present invention relates to a wireless communication system, and a method for determining a resource for device-to-device communication by a user equipment is disclosed. A method for determining a resource for device-to-device communication according to an embodiment of the present invention may comprise the steps of: receiving, from an eNode B (eNB), configuration information related to a resource pool configured for each level; selecting the resource pool of the device-to-device communication on the basis of the configuration information; and selecting a resource for the device-to-device communication in the resource pool. Herein, the resource pool may be configured to have two or more levels.

A time-division mechanism that a source station uses a proprietary frame for notifying switching from a normal bandwidth operation to a narrow bandwidth operation to at least one destination station in a wireless communication system, and uses a protection frame to reserve the service period for the narrow bandwidth operation without the interference from the normal bandwidth operation, wherein the service period of the narrow bandwidth operation is indicated in the protection frame.

A method and a radio network node for scheduling wireless devices. The node assigns, to each wireless device, a D2D pair out of the D2D pairs based on spatial compatibilities for each of the D2D pairs with respect to each wireless device. The node estimates, for each wireless device and the assigned D2D pair, a first respective throughput for cellular communication and D2D communication, and estimates, for each wireless device, a second respective throughput for only cellular communication. The node schedules one or more of the wireless devices of the cellular network based on the first and second respective throughputs. Each of the wireless devices is scheduled for cellular communication together with the D2D communication of the assigned D2D pair when the first respective throughput exceeds the second respective throughput, or for only cellular communication when the first respective throughput is below the second respective throughput.

A wireless transmit/receive unit (WTRU) may receive a system information block (SIB) associated with proximity related localized applications broadcasted by an eNodeB. The WTRU may receive in response to sent location information, a proximity detection associated with another WTRU associated with the proximity related localized application. The transceiver may also receive scheduling information for a proximity related localized application and for other applications where a first radio network temporary identifier (RNTI) is for scheduling information for the proximity related localized application and a second RNTI is for scheduling information for the other applications.

A technique for emulating virtual port control of airtime fairness for wireless stations using per station Enhanced Distributed Channel Access (EDCA) parameters. Specific parameters are received for each of a plurality of stations connected to the access point. An EDCA field of a beacon that stores a general EDCA parameter is set to an empty state. The beacon is broadcast to a plurality stations on the wireless communication network and within range of an access point. The beacon comprises a BSSID (Basic Service Set Identifier) for use by the plurality of stations to connect with the access point for access to the wireless communication network. The beacon also comprises an empty EDCA field. In response to broadcasting the empty EDCA parameter, receiving a direct inquiry from each of the plurality of stations for the general EDCA parameter. Each of the plurality of stations is responded to with a direct communication of a specific parameter corresponding to each station. A transmission is received from at least one of the stations complying with the specific parameter.