el

Sigrity and Systems Analysis 2022.1 HF2 Release Now Available

The Sigrity and Systems Analysis (SIGRITY/SYSANLS) 2022.1 HF2 release is now available for download at Cadence Downloads. For the list of CCRs fixed in the 2022.1 HF2 release, see the README.txt file in the installation hierarchy.(read more)




el

Modern Thermal Analysis Overcomes Complex Electronic Design Issues

By combining finite element analysis with computational fluid dynamics, designers can perform complete thermal system analysis using a single tool.(read more)




el

Strmount failed in streaming out cell

Hi, I would be grateful if you can help me with this error which I get after trying to run an EMX simulation on a PCELL.

I've found very limited information in this forum. Thanks




el

EVM and constellation of mixer

Hello,

I am trying to design an RF mixer for a TX.
Assume my input IF signal is at 1 GHz, my LO at 2 GHz and I want my RF at 3 GHz, and assume that the mixer fully works after testing it with HB.
How to simply set the envelope analysis to check the EVM ?
I read through the documentation but I couldn't get it (I couldn't fully understand the settings of the source, probe, analysis.)
Which source and probe to use? I want custom modulation with custom bandwidth and center frequency.
Is there some examples for the ENVLP analysis ?

I am using IC23.1 and spectre 20.1.354.




el

nport device S-parameter data file relative path

Hi,

In our design team, we're looking for a strategy to make all cell views self-contained. We are struggling to do so when nport devices are involved.

The nport file requires a full path, whereas what we need is a relative path to the current path of the cell in which we're using the nport.

I have browsed through the forums & cadence support pages, but could not find a solution.

1) There is a proposal from Andrew to add the file directory in ADE option "Simulation Files." :https://community.cadence.com/cadence_technology_forums/f/rf-design/27167/s-parameter-datafile-path-in-nport . This, however, is not suitable, because the cell is not self contained.

2) The new cadence version off DataSource "cellView" in nport options:

This however is not suitable for us due to two reasons:

i- Somehow we don't get this option in the nport cell (perhaps some custom modification from our PDK team)

ii- Even if we had this option, it requires to select the library, which again makes it unsuitable: We often copy design libraries for derivative products using "Hierarchical Copy" feature. And when the library is copied, the nport will still be pointing to the old library. Thus, it is still not self-contained.

In principle, it should not be difficult (technically) to point to a text file relative to the cell directory (f.ex we can make a folder under the same cell with name "sparFiles" & place all spar files under this folder), however it does not seem to be possible.

Could you perhaps recommend us a work-around to achieve our goal: making the cells which contain nport devices self-contained so that when we copy a cell, we do not have to update all the nport file destinations ?

Thanks in advance.

My Cadence Version: IC23.1-64b.ISR4.51

My Spectre version: 23.1.0.362.isr5




el

IIP3 of Gilbert cell mixer

Hi

I'm learning Hb analysis for the IIP3 simulation of a gilbert mixer. My f_RF=5GHz, f_LO=4GHz and f_IF=1GHz . I'm a bit confused about setting the 1st order and 3rd order harmonic at the Direct plot form. I have set 1st order harmonic = 1GHz and 3rd order harminic = 2*f_LO-f_RF = 3GHz and it gives me the following results.

This is my 1dB compression point result

Hb analysis window

Direct plot window

Please let me know if my harmonic selection is correct and whether I'm getting a correct IIP3 and P1db curve




el

Getting error while adding element in AWR software

While adding an element created from a netlist file in AWR, I am getting the error 'The element type being dropped is not compatible with the window it is being dropped into'. The netlist file in AWR has the following contents:

.subckt BFG520W base collector emitter npn
.model BFG520W NPN(IS=1.016E-15 NF=1.000 BF=220.1 IKF=510E-3 VAF=48.06
+ ISE=2.83E-13 NE=2.035 NR=0.988 BR=100.7 IKR=2.352E-3
+ VAR=1.692 ISC=24.48E-18 NC=1.022 RB=10.00 RE=0.7753
+ RC=2.21 CJC=447.6E-15 MJC=0.07 VJC=0.1892
+ CJE=1.245E-12 TF=8.616E-12 TR=5.437E-12 mfg=NXP)

I have attached screenshots of the element BFG520W2 created due to the above netlist and the error I am getting while adding this element.


 




el

Virtuosity: Reliability Analysis Report-Reliable Results Made Interactive

Read through this blog to know more about the new Reliability Report view in Virtuoso ADE Assembler and Virtuoso ADE Explorer.(read more)




el

Virtuoso Meets Maxwell: Getting Your Existing SiP File Into Virtuoso RF Solution

I have been involved in the Virtuoso RF Solution for the last four years. Most of the customers I work with have a SiP package already in progress. They often ask "How do I get my SiP design into Virtuoso RF Solution?" I am excited about new functionality in the latest ICADVM20.1 ISR25 release. It is a new GUI under the Tools menu called Enablement. (read more)




el

Knowledge Booster Training Bytes - What Is a Parameterized Cell and What Are the Advantages

Che(read more)



  • Relative Object Design
  • PCells
  • Virtuoso Video Diary
  • Custom IC Design
  • Virtuoso Layout Suite
  • SKILL

el

Start Your Engines: An Innovative and Efficient Approach to Debug Interface Elements with SimVision MS

This blog introduces you to an efficient way to debug interface elements or connect modules in a mixed-signal simulation.(read more)




el

Virtuoso Meets Maxwell: Completing the Virtuoso RF Solution Assisted Flow

In my last blog, Getting Your Existing SiP File Into Virtuoso RF, I talked about the new enhancements in ICADVM20.1 ISR25 for Virtuoso RF Solution. At the end of the blog, I told you about the Fully Assisted Roundtrip flow, which includes importing SiP files that are compatible with the Virtuoso RF Solution assisted import flow into the Virtuoso platform. Let's examine how the Fully Assisted Roundtrip flow works in this blog.(read more)




el

Socionext Accelerates SoC Design Breakthroughs with Cadence Signoff Tools

Socionext, a leader in SoC design, recently made significant strides in enhancing its design efficiency for a complex billion-gate project. Faced with the initial challenges of lengthy eight-day iterations and a protracted two-month timing signoff process, the objective was to reduce the iteration cycle to just three days. By integrating Cadence's cutting-edge solutions—Certus Closure Solution, Tempus Timing Solution, and Quantus Extraction Solution—Socionext achieved remarkable improvements.

Notably, the Tempus DSTA tool dramatically cut timing closure time by 73%, outperforming conventional single-machine STA methods. This achievement, combined with the synergistic use of Cadence's Certus Closure and Tempus Timing solutions, allowed Socionext to meet their ambitious three-day iteration target and double productivity. Additionally, integrating these solutions significantly decreased both human and machine resource needs, slashing memory and disk costs by up to 90% and halving engineering resources during the optimization and signoff phases.

For more on this collaboration, check out the "Designed with Cadence" success story video on Cadence's website and YouTube channel.

Also, don't miss the on-demand webinar "Fast, Accurate STA for Large-Scale Design Challenges," which provides a deeper dive into Socionext's breakthroughs and the innovative solutions that powered their success.




el

Is Design Power Estimation Lowering Your Power? Delegate and Relax!

The traditional methods of power analysis lag by various shortcomings and challenges:

  • Getting an accurate measure of RTL power consumption during design exploration
  • Getting consistent power through the design progress from RTL to P&R.
  • System-level verification tools are disconnected from the implementation tools that translate RTL to gates and wires.

The Cadence Joules RTL Power Solution closes this gap by delivering time-based RTL power analysis with system-level runtimes, capacity, and high-quality estimates of gates and wires based on production implementation technology. The Cadence Joules RTL Power Solution is an RTL power analysis tool that provides a unified engine to compute gate netlist power and estimate RTL power. The Joules solution delivers 20X faster time-based RTL power analysis and can analyze multi-million instance designs overnight, with impressive accuracy within 15% of signoff power.

Moreover, it integrates seamlessly with numerous Cadence platforms, eliminating compatibility and correlation issues! In addition, the Joules RTL Power Solution GUI (Graphical User Interface) helps you analyze/debug the power estimation/results using several GUI capabilities.

Want to take a tour of this power estimation world? Gear up to attend the training class created just for you to dive deep into the entire flow and explore this exciting power estimation method/flow with hands-on labs in two days!

Training

In the Joules Power Calculator Training course, you will identify solutions and features for RTL power using Cadence Joules RTL Power Solution. You will set up and run the RTL power flow with Joules RTL Power Solution and identify Joules's Graphical User Interface (GUI) capabilities. The training also explores how you can estimate power using vectorless power, stimulus flow, RTL Stim to Gate flow, and replay flow, and also interfaces Joules with Cadence's Palladium Emulation Platform. You will estimate power at the chip level and understand how to navigate the design and data mining using Joules.

The training also covers power exploration features and how to analyze ideal power and ODC-driven sequential clock gating. You will identify low-activity registers at the clock gate. You will also identify techniques to analyze power, generate various reports, and analyze results through Joules GUI. The training covers multiple strategies to debug low stimulus annotation and how you can better correlate RTL power with signoff. You also identify Genus-Joules Integration. In addition, we ensure that your learning journey is smooth with hands-on labs covering various design scenarios.

Lab Videos

To start you on your exciting journey as an RTL power analysis expert, we have created a series of short channel lab videos on our Customer Support site: Lab Demo: Setting Up and Running Basic RTL Power Flow in Joules RTL Power Solution (Video). You can refer to each lab module's instructions in demo format. This will help accelerate your tool ramp-up and help you perform the lab steps more quickly if you are stuck. You might be a beginner in the RTL power analysis world, but we can help you sail through it smoothly.

What's Next?

Grab your badge after finishing the training and flaunt your expertise!

Related Training

Related Blogs




el

Artificial Intelligence: Accelerating Knowledge in the Digital Age!

In an era of abundant and constantly evolving information, the challenge is not just accessing knowledge but understanding and applying it effectively. AI is a transformative technology that is reshaping how we learn, work, and grow. In this blog, we’ll explore how AI accelerates our knowledge acquisition and understand how it can relate to the process of learning, which connects with our daily lives.

The role of AI is to accelerate knowledge by personalizing learning experiences, providing instant access to information, and offering data-driven insights. AI empowers us to learn more efficiently and effectively in many ways. I won't go into much detail, as we are already busy searching for the meaning of AI and what it can do; however, I want to share one inspiring fact about AI. It can analyze vast amounts of data in seconds, making sense of complex information and providing instantaneous actionable insights or concise answers. I understand that humans are looking to speed up things, which can help us understand technology better and perform our tasks faster.

The main reason AI is in focus is because of its ability to perform tasks faster than ever. We aim to enhance the performance of all our products, including the everyday household electronic items we use. Similarly, are we striving to accelerate the learning process? I am committed to assisting you, and one such method is concise, short (minute-long) videos.

In today's fast-paced world, where attention spans are shorter than ever, the rise of social media platforms has made it easier for anyone to create and share short videos. This is where minute videos come in. These bite-sized clips offer a quick and engaging way to deliver information to the audience with a significant impact. Understanding the definitions of technical terms in VLSI Design can often be accomplished in just a minute.

Below are the definitions of the essential stages in the RTL2GDSII Flow. For further reference, these definitions are also accessible on YouTube.

What is RTL Coding in VLSI Design?

     

What is Digital Verification?

     

What Is Synthesis in VLSI Design?

     

What Is Logic Equivalence Checking in VLSI Design?

     

What Is DFT in VLSI Design?

     

What is Digital Implementation?

     

What is Power Planning?

     

What are DRC and LVS in Physical Verification?

     

What are On-Chip Variations?  

     

Want to Learn More?

The Cadence RTL-to-GDSII Flow training is available as both "Blended" and "Live" Please reach out to Cadence Training for further information.

And don't forget to obtain your Digital Badge after completing the training!

Related Blogs

Training Insights – Why Is RTL Translated into Gate-Level Netlist?

Did You Miss the RTL-to-GDSII Webinar? No Worries, the Recording Is Available!

It’s the Digital Era; Why Not Showcase Your Brand Through a Digital Badge!

Binge on Chip Design Concepts this Weekend!




el

Greenfield FDI Performance Index 2019: Serbia storms to top

Research by fDi Intelligence reveals which countries receive more than their ‘expected share’ of FDI. 




el

Rhineland-Palatinate moves up a gear in investment attraction

From historically underperforming when compared with its peers, the German federal state of Rhineland-Palatinate is now attracting major investment projects on the back of its auto and electrification expertise.




el

Reforms could unlock African development, reports McKinsey

Continued African development could hinge on public finance reforms.




el

Nokia Bell Labs looks to make maximum impact from minimum sites

Marcus Weldon, chief technology officer of Nokia and president of its research arm Nokia Bell Labs, talks about what guided the decision to set up a new global R&D centre and the company’s strategy for driving innovation




el

Group effort helps The Fresh Market stay local

Financial incentives from two different cities persuaded US grocery chain The Fresh Market to stay headquartered in its home state of North Carolina.




el

Developing nations dominate free zone investment flows

Global free zones may be spurring development in less economically developed countries




el

How venture capital helps start-ups expand globally

Venture capital funding has reached record levels in recent years, enabling start-ups to expand across borders – but their ability to do this depends on their type of business, and where they are founded.




el

Latin America embraces China's Belt and Road with enthusiasm

Up to 18 countries across Latin America have joined China’s new Belt and Road Initiative, hoping to boost their infrastructure development and investment.  




el

How US rust belt has been revived by foreign investment

Once the powerhouse of the industrial US, the rust belt states have revived their economies with the help of foreign investment. 




el

Covid-19 likely to reverse Middle East consulting gains

Consulting firms in the Middle East are likely to take a hit in 2020 due to the coronavirus, after two strong years.




el

Can the largest fossil fuel financiers change?

JPMorgan has pledged to push clients towards aligning with the Paris Agreement




el

2026 Cadillac Vistiq electric 3-row SUV revealed with $78,790 price tag

Cadillac Vistiq revealed as brand's “globally sized” electric three-row SUV Vistiq comes standard with 615 hp and 102 kwh Pricing starts at $78,790, including destination Cadillac's expansion of its electric vehicle lineup continues with the arrival of the 2026 Vistiq, a midsize SUV with third-row seats designed to fill the gap between...




el

2025 Porsche Taycan 4, Taycan GTS join rest of updated electric sedan family

The updated 2025 Porsche Taycan family boasts 13 members A new Taycan 4 and revised Taycan GTS have been revealed The Taycan GTS benefits from a 100-hp boost over the outgoing model Porsche in February unveiled a mid-cycle refresh for its Taycan, which has been introduced for the 2025 model year in the U.S. However, not every model in the Taycan...




el

Mazda CX-90 and CX-70 recalled for power loss, electrical issues

Mazda issued two more recalls for the CX-90, and the CX-70 joins recall list One issue stems from an inverter software issue while the other has do to with faulty software in the dashboard New software is the fix for both issues Mazda is recalling CX-90 and CX-70 crossover SUVs for two separate software-related issues. One could cause loss of...




el

Review: 2025 Hyundai Santa Fe Hybrid elevates the midsize SUV

Santa Fe Hybrid makes 231 hp and 271 lb-ft of torque Santa Fe Hybrid averaged 31 mpg combined over mostly highway miles Comfy seats, clever storage, and a spacious cargo area with the third-row folded make it a good family hauler My teen daughter’s a videographer. Whenever I test a big car, fast car, cool car, anything that’s not...




el

Thirst for innovation drives Antwerp's digital development

With a multilingual population, Antwerp enjoys a diverse talent pool that has made it a popular testbed for digital innovation and entrepreneurship.




el

Cistri helps shape the cities and communities of Asia

Australian urban planning and design and economics consultancy Cistri is using its evidence-based insights to help Asian developers design and plan urban communities that enhance quality of life.




el

Australia welcomes new animation studio

American entertainment studio Bento Box Entertainment has partnered with Australia’s Princess Pictures to form a new animation studio




el

Israel’s IAI enters into JV with Australian mining services company

Israel Aerospace Industries (IAI) has entered into a joint venture with Australia’s Bis to launch Auto-mate, a new company that will provide autonomous systems to the mining industry.




el

Game on with new tax rebate for developers

Good news for games developers: the Australian Government is introducing a 30% tax offset for local and international businesses that develop digital games in Australia.




el

New PwC delivery centre to meet Australian demand for cyber services

Australia’s demand for cyber services has prompted PwC Australia to open a new onshore delivery centre in Adelaide, South Australia.




el

Insight – Cultural insights help tourism businesses welcome Indian visitors

India is one of Australia’s fastest growing tourism markets. Tourism businesses can realise the potential of the Indian market by learning about travellers’ culture and service expectations.




el

Insight – Kuwait extends the shelf-life limit for chilled vacuum-packed beef

Kuwait has extended the shelf-life limit of chilled vacuum-packed beef from 90 days to 120 days.




el

Insight – Austrade ‘lounge’ helps bring in F&B orders at Gulfood 2023

The world’s largest food and beverage (F&B) trade show – Gulfood – took place in Dubai, UAE from 19–23rd February. It brought together over 5,000 leading F&B companies. Over 120 Australian companies took part.




el

How to watch the Pharrell documentary 'Piece by Piece' at home

Here are the best ways to watch Pharrell Williams' Lego-inspired biopic 'Piece by Piece' — including the best Peacock streaming deals.




el

15+ of the best noise-cancelling headphones and earbuds deals ahead of Black Friday

The best two headphones deals ahead of Black Friday are the Bose QuietComfort Ultra earbuds on sale for $229 and the Sony WH-1000XM5 headphones for $102.99 off.




el

Why Elon Musk is the real winner of the 2024 US Presidential election

Here's who Elon Musk is considering for a Donald Trump administration that benefits him and his companies like Tesla and SpaceX.




el

iOS 18.2 beta 3: 4 Apple Intelligence features you can test now

Apple's latest beta for iOS 18.2 features some important AI features you can test out now.




el

How to watch 'I'm a Celebrity...Get Me Out of Here!' online for free

Watch 'I'm a Celebrity...Get Me Out of Here!' for free from anywhere in the world.




el

Steam Deck is getting a limited edition white model

Valve's new white Steam Deck colourway, the Steam Deck OLED: Limited Edition White, has the same specs as the black 1TB model.




el

The Google Pixel 8 is 43% off ahead of Black Friday

Ahead of Black Friday, the Google Pixel 8 is $300 off at Amazon, down to $399 (was $699) as of Nov. 12.




el

Gift a virtual winter wonderland — no shoveling required

Get lost in Minecraft Java.




el

Jon Stewart shares his thoughts on why the Democrats lost the election

Jon Stewart spoke about why the Democrats lost the 2024 election during his "Daily Show" monologue.




el

'Carry On' trailer sees Taron Egerton in Christmas airport thriller hell

Taron Egerton finds himself in a "Speed"-like Christmas Eve in the trailer for Netflix's "Carry On." Trailer.




el

'Bridget Jones: Mad About the Boy' trailer: Two hot new bombshells enter the villa

In the fourth "Bridget Jones" film, Bridget (Renée Zellweger) tries dating again after Mark Darcy's (Colin Firth) death. Trailer.